## SD-14550 Series

## Programmable Synchro/Resolver-to-Digital Converters

## FEATURES




## DESCRIPTION

The SD-14550 Series are small complete low cost hybrid synchro- or resolver-to-digital converters based on a single-chip monolithic. The SD-14550X "S" option offers synthesized reference circuitry to correct for phase shifts between the reference and signal voltage. The completely self-contained unit offers programmable resolution and +5 VDC operation. The package is a 34-pin, $1.0 \times 0.78 \times 0.21$ inch ceramic package.

Resolution programming allows selection of 10-, 12-, 14-, or 16-bit modes. This feature allows selection of either low resolution for fast tracking or higher resolution for higher accuracy.

The velocity output (VEL) from the SD-14550, which can be used to replace a tachometer, is a $\pm 4 \mathrm{~V}$ signal referenced to analog ground with a linearity of $1 \%$ of output voltage.

This converter series also offers a Built-In-Test output (硬T). The SD14550 converters are available with operating temperature ranges of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. These converters are also available with MIL-PRF-38534 processing.

## APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the SD-14550 Series converters are ideal for use in modern high-performance military, commercial and space position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.

Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com

- Synthesized Reference Option
- 1 Minute Accuracy Available ("S" Option only)
- Single +5 V Power Supply
- 10-, 12-, 14-, or 16-Bit Programmable Resolution
- Small 34-Pin Ceramic Package
- $\overline{\text { BIT }}$ Output
- Velocity Output Eliminates Tachometer
- High Reliability Single Chip Monolithic
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range
- MIL-PRF-38534 Processing Available

FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7382
$N$


FIGURE 1. SD-14550 SERIES BLOCK DIAGRAM

TABLE 1. SD-14550 SERIES SPECIFICATIONS
These specs apply over the rated power supply, temperature, and reference frequency ranges; $10 \%$ signal amplitude variation, and 10\% harmonic distortion.


| TABLE 1. SD-14550 SERIES SPECS. (CONTINUED) |  |  |
| :---: | :---: | :---: |
| PARAMETER | UNIT | VALUE |
| DIGITAL INPUT/OUTPUT INPUTS (CONTINUED) |  | Logic 0 inhibits; Data stable within $0.5 \mu \mathrm{~s}$ Logic 0 enables; Data stable within 150 ns Logic 1 = High Impedance Data High Z within 100 ns |
| Inhibit ( $\overline{\mathrm{NH}}$ ) <br> Enable Bits 1 to 8 ( $\overline{\mathrm{EM}})$ <br> Enable Bits 9 to 16 (EL) |  |  |
| OUTPUTS |  |  |
| Parallel Data | bits | 16 parallel lines; 2 bytes natural binary angle, positive logic. |
| Built-In-Test |  | LOGIC $0=$ BIT condition. $\sim \pm 100$ LSBs of error with a filter of $500 \mu \mathrm{~s}$ for LOS. (LOS and LOR for " S " option) |
| Drive Capability | TTL | 50 PF + <br> Logic 0; 1 TTL load, 1.6 mA at 0.4 V max Logic 1; 10 TTL loads, -0.4 mA at 2.8 V min Logic 0; 100 mV max. driving Logic $1 ;+5 \mathrm{~V}$ supply minus 100 mV min. |
| VELOCITY CHARACTERISTICS (see Note 1.) |  |  |
| Polarity |  | Positive for increasing angle |
| Voltage Range (Full Scale) | $\pm$ V | 4.0 typ. $\quad 3.5 \mathrm{~min}$. |
| Scale Factor | $\pm \%$ | 10 typ. 20 max. |
| Scale Factor TC | ppm/ ${ }^{\circ} \mathrm{C}$ | 100 typ. 200 max. |
| Reversal Error | $\pm \%$ | 1 typ. 2 max. |
| Linearity | $\pm \%$ | 0.5 typ. 1 max. |
| Zero Offset | mV | 5 typ. 10 max. |
| Zero Offset TC | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 15 typ. 30 max. |
| Load | KOhm | 20 max. |
| Noise | (Vp/V)\% | 1 typ. 2 max. |
| POWER SUPPLIES |  | +5 |
| Nominal Voltage | V |  |
| Voltage Tolerance | \% | $\pm 5$ |
| Max. Voltage w/o Damage | V | +7 |
| Current "S" option | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | 30 typ. 35 max. |
| TEMPERATURE RANGE |  |  |
| Operating |  |  |
| -30X | ${ }^{\circ} \mathrm{C}$ | 0 to +70 |
| -20X | ${ }^{\circ} \mathrm{C}$ | -40 to +85 |
| -10X | ${ }^{\circ} \mathrm{C}$ | -55 to +125 |
| Storage | ${ }^{\circ} \mathrm{C}$ | -65 to +150 |
| PHYSICAL CHARACTERISTICS |  |  |
| Size | $\begin{gathered} \mathrm{in}_{(\mathrm{mm})} \end{gathered}$ | $\begin{gathered} 1.00 \times 0.78 \times 0.21 \\ (25.4 \times 19.81 \times 5.33) \end{gathered}$ |
| Weight | oz <br> (g) | $0.44$ |

NOTES:

1. Refer to TABLE 3 for full-scale tracking rate.

## THEORY OF OPERATION

The SD-14550 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology, which merges precision analog circuitry with digital logic to form a complete high performance tracking synchro/resolver-to-digital converter.

## CONVERTER OPERATION

FIGURE 1 is the functional block diagram of the SD-14550 Series. The converter operates with a single +5 V DC power supply and internally generates a negative voltage of approximately 5 volts. This negative voltage comes out on pin 5 (filter point) - see GENERAL SETUP CONSIDERATIONS.

The converter is made up of three main sections; an input frontend, an error processor, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs, and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 16-bit digital angle $\phi$. Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of $\operatorname{SIN} \theta \operatorname{COS} \phi-\operatorname{COS} \theta \operatorname{SIN} \phi=\operatorname{SIN}(\theta-\phi)$ using amplifiers, switches, logic, and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The DC error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

## GENERAL SETUP CONSIDERATIONS

The following recommendations should be considered when using the SD- 14550 Series converters:

1) The power supply is $+5 V D C$.
2) Direct inputs are referenced to AGND.
3) Connect (close to hybrid) pin 31 (Analog Ground) to pin 7 (GND).
4) Connect a $33 \mu \mathrm{~F} / 10$ VDC tantalum filter capacitor externally between pin 5 (filter point) to pin 7 (ground).

## PROGRAMMABLE RESOLUTION

Resolution is controlled by pins 27 and 28 . The resolution can be changed during converter operation so that the appropriate resolution and velocity dynamics can be set as needed. To insure that a race condition does not exist between counting and changing the resolution, the resolution control is latched internally. Refer to TABLE 2 for resolution control.

| TABLE 2. RESOLUTION CONTROL (A AND B) |  |  |
| :---: | :---: | :---: |
| RESOLUTION | B | A |
| 10 bit | 0 | 0 |
| 12 bit | 0 | 1 |
| 14 bit | 1 | 0 |
| 16 bit | 1 | 1 |

## BIT (BUILT-IN-TEST)

This output is a logic line that will flag an internal fault condition or LOS (Loss-Of-Signal). The internal fault detector monitors the internal loop error and, when it exceeds approximately $\pm 100$ LSBs, will set the line to a logic 0 ; this condition will occur during a large-step input and will reset to a logic 1 after the converter settles out. (The error voltage is filtered with a $500 \mu$ s filter.) $\overline{\text { BIT }}$ will set for an over velocity condition because the converter loop cannot maintain input/output sync. $\overline{\text { BIT }}$ will also be set if a total LOS (loss of all signals) occurs. Additionally, in the SD-14550XS version, $\overline{\mathrm{BIT}}$ will set when a Loss-of-Reference (LOR) condition occurs.

NO FALSE $180^{\circ}$ HANGUP
This feature eliminates the "false $180^{\circ}$ reading" during instantaneous $180^{\circ}$ step changes; this condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or $180^{\circ}$ bit) is "toggled" on and off, a converter without the "false $180^{\circ}$ hangup" feature may fail to respond.

The condition is artificial, as a "real" synchro or resolver cannot change its output $180^{\circ}$ instantaneously. The condition is most often noticed during wraparound verification tests, simulations, or troubleshooting.

## SYNTHESIZED REFERENCE

The synthesized reference section ("S" option) eliminates errors due to phase shift between the reference and signal inputs. Quadrature voltages in a resolver or synchro are by definition the resulting $90^{\circ}$ fundamental signal in the nulled out error voltage (e) in the converter. Due to the inductive nature of synchros and resolvers, their output signals lead the reference input signal ( RH and RL ). When an uncompensated reference signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. As shown in FIGURE 1, the converter synthesizes its own internal reference signal based on the SIN and COS signal inputs. Therefore, the phase of the synthesized (internal) reference is determined by the signal input, resulting in reduced quadrature errors. The synthesized reference circuit also eliminates the 180 degree false error null hang up.

## INTERFACING

## SOLID-STATE BUFFER PROTECTION - TRANSIENT VOLTAGE SUPPRESSION

The solid-state signal and reference inputs are true differential inputs with high AC and DC common rejection, so most applications will not require units with isolation transformers. Input impedance is maintained with power off. The recurrent AC peak + DC common mode voltage should not exceed the values in TABLE 1.

The 90 V line-to-line systems may have voltage transients which exceed the 300 V specification listed in TABLE 1. These transients can destroy the thin-film input resistor network in the hybrid. Therefore, 90 V L-L solid-state input modules may be protected by installing voltage suppressors as shown in FIGURE 2. Voltage transients are likely to occur whenever a synchro is switched on and off. For instance, a 1000 V transient can be generated when the primary of a CX or TX input is opened.

## INHIBIT AND ENABLE TIMING

The Inhibit ( $\overline{\mathrm{NH}}$ ) signal is used to freeze the digital output angle in the transparent output data latch while the data is being transferred. Application of an inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in 2 bytes. This Enable MSB ( $\overline{\mathrm{EM}}$ ) is used for the most significant 8 bits and Enable LSB ( $\overline{\mathrm{EL}}$ ) is used for the least significant bits. As


CR1, CR2, AND CR3 ARE IN6068A, BIPOLAR TRANSIENT VOLTAGE SUPRESSORS OR EQUIVALENT.
FIGURE 2. CONNECTIONS FOR VOLTAGE TRANSIENT SUPPRESSORS


FIGURE 3. INHIBIT TIMING


FIGURE 4. ENABLE TIMING

TABLE 3. DYNAMIC CHARACTERISTICS

| PARAMETER | UNITS | DEVICE TYPE |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 60 Hz |  |  |  | 400 Hz |  |  |  | "S" OPTION |  |  |  |
| Input Frequency <br> Bandwidth (Closed Loop) <br> Ka <br> A1 <br> A2 <br> A <br> B | Hz <br> Hz <br> $1 / s^{2}$ <br> 1/s <br> 1/s <br> 1/s <br> 1/s |  |  |  |  |  |  |  |  |  |  |  |  |
| RESOLUTION | BITS | 10 | 12 | 14 | 16 | 10 | 12 | 14 | 16 | 10 | 12 | 14 | 16 |
| Tracking Rate (rps) <br> typical minimum <br> Acceleration ( 1 LSB lag) <br> Settling Time (179ㅇ step max) | rps <br> rps $\mathrm{deg} / \mathrm{s}^{2}$ msec | $\begin{gathered} 32 \\ 25.6 \\ 720 \\ 400 \end{gathered}$ | $\begin{gathered} 8 \\ 6.4 \\ 180 \\ 500 \end{gathered}$ | $\begin{gathered} 2 \\ 1.6 \\ 45 \\ 1100 \end{gathered}$ | $\begin{gathered} 0.5 \\ 0.4 \\ 11.3 \\ 2500 \end{gathered}$ | $\begin{gathered} 160 \\ 128 \\ 5950 \\ 90 \end{gathered}$ | $\begin{gathered} 40 \\ 32 \\ 1490 \\ 100 \end{gathered}$ | $\begin{gathered} 10 \\ 8 \\ 372 \\ 180 \end{gathered}$ | $\begin{gathered} 2.5 \\ 2 \\ 93 \\ 360 \end{gathered}$ | $\begin{gathered} 160 \\ 128 \\ 39 \mathrm{~K} \\ 51 \end{gathered}$ | $\begin{gathered} 40 \\ 32 \\ 9760 \\ 78 \end{gathered}$ | $\begin{gathered} 10 \\ 8 \\ 2440 \\ 150 \end{gathered}$ | $\begin{gathered} 2.5 \\ 2 \\ 610 \\ 232 \end{gathered}$ |

shown in FIGURE 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tristate data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.

## DYNAMIC PERFORMANCE

A type II servo loop ( $\mathrm{Kv}=\infty$ ) and very high acceleration constants give the SD-14550 superior dynamic performance.

## TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its functional block diagram (FIGURE 1), its transfer function block diagram (FIGURE 5), and its bode plots (open and closed loop - FIGURE 6). Values for the transfer function block can be obtained from TABLE 3.

The open loop transfer function is as follows:

$$
\text { Open Loop Transfer Function }=\frac{A^{2}\left(\frac{S}{B}+1\right)}{S^{2}\left(\frac{S}{10 B}+1\right)}
$$

where $A$ is the gain coefficient and $B$ is the frequency of lead compensation

## ACCURACY AND RESOLUTION

TABLE 4 lists the total accuracy including quantitation for the various resolutions and accuracy grades.

| TABLE 4. ACCURACY/RESOLUTION |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| VERSION | ACCURACY <br> (minutes) <br> See Note 1 | RESOLUTION VS ACCURACY <br> (In LSB's - See Note 2) |  |  |  |
|  |  | 10 BIT | $\mathbf{1 2}$ BIT | $\mathbf{1 4}$ BIT | $\mathbf{1 6 ~ B I T ~}$ |
| SD-1455X-XX | $4+1$ LSB | 2 | 2 | 4 | 13 |
|  | $2+1$ LSB | 2 | 2 | 3 | 7 |
| SD-1455X-XS | $4+1$ LSB | 2 | 2 | 4 | 13 |
| ("S" option) | $2+1$ LSB | 2 | 2 | 3 | 7 |
|  | $1+1$ LSB | 2 | 2 | 2 | $4^{\star}$ |

* 1.3 minute (4 LSB) accuracy available for "S" option only. Inclusive of 1 bit of jitter.

Note 1: Accuracy Base measured in 16 bit mode.
Note 2: Accuracy in Resolution rounded up to next LSB:
LSB in 16 Bit mode $=0.3$ minutes
LSB in 14 Bit mode $=1.3$ minutes
LSB in 12 bit mode $=5.3$ minutes
LSB in 10 Bit mode $=21.1$ minutes


FIGURE 5. TRANSFER FUNCTION BLOCK DIAGRAM


FIGURE 6. BODE PLOTS

| TABLE 5. PINOUTS (DIP AND FLAT PACK) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | FUNCTION |  |  | PIN | FUNCTION |
| 1 | S1 (R) | S1 (S) | N.C. | 34 | RH (+Reference input) |
| 2 | S2 (R) | S2 (S) | COS (D) | 33 | RL (-Reference input) |
| 3 | S3 (R) | S3 (S) | SIN (D) | 32 | N.C. |
| 4 | S4 (R) | N.C. | N.C. | 31 | AGND (Analog Ground) |
| 5 | Filter Point |  |  | 30 | VEL (Velocity Output) |
| 6 | +5 V (Power Supply) |  |  | 29 | $\overline{\mathrm{NH}}$ (Inhibit) |
| 7 | GND (ground) |  |  | 28 | B (Resolution Control B) |
| 8 | $\overline{\mathrm{EM}}$ (Enable MSBs) |  |  | 27 | A (Resolution Control A) |
| 9 | $\overline{\mathrm{BIT}}$ (Built-In-Test) |  |  | 26 | $\overline{\mathrm{EL}}$ (Enable LSBs) |
| 10 | Bit 1 (MSB) |  |  | 25 | Bit 16 (LSB, 16-bit mode) |
| 11 | Bit 9 |  |  | 24 | Bit 8 |
| 12 | Bit 2 |  |  | 23 | Bit 15 |
| 13 | Bit 10 (LSB, 10-bit mode) |  |  | 22 | Bit 7 |
| 14 | Bit 3 |  |  | 21 | Bit 14 (LSB, 14-bit mode) |
| 15 | Bit 11 |  |  | 20 | Bit 6 |
| 16 | Bit 4 |  |  | 19 | Bit 13 |
| 17 | Bit 12 (LSB, 12-bit mode) |  |  | 18 | Bit 5 |

Notes:

1. $(\mathrm{S})=$ Synchro; (R) = Resolver; (D) = 2 V Resolver Direct.
2. Connect (close to the hybrid) pin 31 to pin 7.
3. Connect a $33 \mu \mathrm{~F} / 10 \mathrm{VDC}$ tantalum filter cap from pin 5 to pin 7.


## Notes:

1. Dimensions are in inches (mm).
2. Lead identification numbers are for reference only
3. Lead cluster shall be centered within $\pm 0.005$ ( 0.13 ) of outline dimensions

Lead spacing dimensions apply only at seating plane
4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.

5 . Case is hermetically sealed ceramic package.
FIGURE 7. SD-14550 MECHANICAL OUTLINE (DIP)


Notes:

1. Dimensions are in inches (mm).
2. Lead cluster shall be centralized about case centerline within $\pm 0.010$ ( $\pm 2.54$ ).

FIGURE 8. SD-14550 MECHANICAL OUTLINE (FLAT PACK)

*Standard DDC Processing with burn-in and full temperature test - see table on next page.

STANDARD DDC PROCESSING

| TEST | MIL-STD-883 |  |
| :---: | :---: | :---: |
|  | METHOD(S) | CONDITION(S) |
| INSPECTION | 2009, 2010, 2017, and 2032 | - |
| SEAL | 1014 | A and C |
| TEMPERATURE CYCLE | 1010 | C |
| CONSTANT ACCELERATION | 2001 | A |
| BURN-IN | 1015, Table 1 | - |

## NOTES:

NOTES:

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.

105 Wilbur Place, Bohemia, New York, U.S.A. 11716-2482
For Technical Support - 1-800-DDC-5757 ext. 7382
Headquarters, N.Y., U.S.A. - Tel: (631) 567-5600, Fax: (631) 567-7358
Southeast, U.S.A. - Tel: (703) 450-7900, Fax: (703) 450-6610
West Coast, U.S.A. - Tel: (714) 895-9777, Fax: (714) 895-4988
United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264
Ireland - Tel: +353-21-341065, Fax: +353-21-341568
France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0)1-41-16-3425
Germany - Tel: +49-(0)8141-349-087, Fax: +49-(0)8141-349-089
Japan - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689
World Wide Web - http://www.ddc-web.com

